equal
deleted
inserted
replaced
18 # |
18 # |
19 # CDDL HEADER END |
19 # CDDL HEADER END |
20 # |
20 # |
21 |
21 |
22 # |
22 # |
23 # Copyright (c) 2016, Oracle and/or its affiliates. All rights reserved. |
23 # Copyright (c) 2016, 2017, Oracle and/or its affiliates. All rights reserved. |
24 # |
24 # |
25 |
25 |
26 include ../../../make-rules/shared-macros.mk |
26 include ../../../make-rules/shared-macros.mk |
27 |
27 |
28 COMPONENT_NAME= rcssmin |
28 COMPONENT_NAME= rcssmin |
32 COMPONENT_ARCHIVE_HASH= \ |
32 COMPONENT_ARCHIVE_HASH= \ |
33 sha256:ca87b695d3d7864157773a61263e5abb96006e9ff0e021eff90cbe0e1ba18270 |
33 sha256:ca87b695d3d7864157773a61263e5abb96006e9ff0e021eff90cbe0e1ba18270 |
34 COMPONENT_ARCHIVE_URL= $(call pypi_url) |
34 COMPONENT_ARCHIVE_URL= $(call pypi_url) |
35 COMPONENT_PROJECT_URL= http://opensource.perlig.de/rcssmin/ |
35 COMPONENT_PROJECT_URL= http://opensource.perlig.de/rcssmin/ |
36 COMPONENT_BUGDB= python-mod/rcssmin |
36 COMPONENT_BUGDB= python-mod/rcssmin |
|
37 COMPONENT_ANITYA_ID= 13213 |
37 |
38 |
38 TPNO= 28035 |
39 TPNO= 28035 |
39 |
40 |
40 include $(WS_MAKE_RULES)/prep.mk |
41 include $(WS_MAKE_RULES)/prep.mk |
41 include $(WS_MAKE_RULES)/setup.py.mk |
42 include $(WS_MAKE_RULES)/setup.py.mk |